

Nell High Power Products

## Thyristor/Diode and Thyristor/Thyristor, 500A (SUPER MAGN-A-PAK Power Modules)




SUPER MAGN-A-PAK(Vishay)

### FEATURES

- High voltage
- Electrically isolated by DBC ceramic ( $\text{Al}_2\text{O}_3$ )
- 3500 V<sub>RMS</sub> isolating voltage
- Industrial standard package
- High surge capability
- Modules uses high voltage power thyristor/diodes in two basic configurations
- Simple mounting
- UL approved file E320098 
- Compliant to RoHS
- Designed and qualified for multiple level




RoHS  
Compliant



All dimensions in millimeters(inches)

### APPLICATIONS

- DC motor control and drives
- Battery charges
- Welders
- Power converters
- Lighting control
- Heat and temperature control
- Ups



NKT



NKH

PRODUCT SUMMARY	
I <sub>T(AV)</sub>	500 A

MAJOR RATINGS AND CHARACTERISTICS			
SYMBOL	CHARACTERISTICS	VALUE	UNITS
I <sub>T(AV)</sub>	85 °C	500	A
I <sub>T(RMS)</sub>	85 °C	785	
I <sub>TSM</sub>	50 Hz	16000	A
	60 Hz	16800	
I <sup>2</sup> t	50 Hz	1280	kA <sup>2</sup> s
	60 Hz	1167	
I <sup>2</sup> /t		12800	kA <sup>2</sup> /s
V <sub>DRM</sub> / V <sub>RRM</sub>	Range	400 to 1600	V
T <sub>J</sub>	Range	-40 to 125	°C

**ELECTRICAL SPECIFICATIONS**

<b>VOLTAGE RATINGS</b>				
<b>TYPE NUMBER</b>	<b>VOLTAGE CODE</b>	<b><math>V_{RRM}/V_{DRM}</math>, MAXIMUM REPETITIVE PEAK REVERSE VOLTAGE V</b>	<b><math>V_{RSM}/V_{DSM}</math>, MAXIMUM NON-REPETITIVE PEAK REVERSE VOLTAGE V</b>	<b><math>I_{RRM}/I_{DRM}</math> AT 125 °C mA</b>
NKT500/xx-1 NKH500/xx-1	04	400	500	40
	08	800	900	
	10	1000	1100	
	12	1200	1300	
	14	1400	1500	
	16	1600	1700	


<b>FORWARD CONDUCTION</b>						
<b>PARAMETER</b>	<b>SYMBOL</b>	<b>TEST CONDITIONS</b>		<b>VALUES</b>	<b>UNITS</b>	
Maximum average on-state current at case temperature	$I_{T(AV)}$	180° conduction, half sine wave ,50Hz		500	A	
				85	°C	
Maximum RMS on-state current	$I_{T(RMS)}$	180° conduction, half sine wave ,50Hz , $T_C = 85^\circ C$		785	A	
Maximum peak, one-cycle, on-state non-repetitive surge current	$I_{TSM}$	$t = 10 \text{ ms}$	No voltage reapplied	16000		
				16800		
Maximum $I^2t$ for fusing	$I^2t$	$t = 10 \text{ ms}$	Sine half wave, initial $T_J = T_J$ maximum	1280	kA <sup>2</sup> s	
				1167		
		$t = 8.3 \text{ ms}$	100% $V_{RRM}$ reapplied	896		
				818		
Maximum $I^2\sqrt{t}$ for fusing	$I^2\sqrt{t}$	$t = 0.1 \text{ ms to } 10 \text{ ms}$ , no voltage reapplied		12800		
Maximum on-state voltage drop	$V_{TM}$	$I_{TM} = 1500A$ , $T_J = 25^\circ C$ , 180° conduction		1.7	V	
Maximum forward voltage drop	$V_{FM}$	$I_{FM} = 1500A$ , $T_J = 25^\circ C$ , 180° conduction		1.4		
Maximum holding current	$I_H$	Anode supply = 12 V initial $I_T = 30 A$ , $T_J = 25^\circ C$		300	mA	
Maximum latching current	$I_L$	Anode supply = 12 V resistive load = 1 Ω Gate pulse: 10 V, 100 μs, $T_J = 25^\circ C$		500		

<b>SWITCHING</b>					
<b>PARAMETER</b>	<b>SYMBOL</b>	<b>TEST CONDITIONS</b>		<b>VALUES</b>	<b>UNITS</b>
Typical delay time	$t_d$	$T_J = 25^\circ C$ , gate current = 1A, $dI_g/dt = 1 \text{ A}/\mu\text{s}$		2	μs
				4	
Typical turn-off time	$t_q$	$I_{TM} = 750A$ ; $dI/dt = -60 \text{ A}/\mu\text{s}$ ; $T_J = T_J$ maximum, $V_R = 50V$ ; $dV/dt = 20V/\mu\text{s}$ ; gate 0V ,100Ω		200	






<b>BLOCKING</b>					
<b>PARAMETER</b>	<b>SYMBOL</b>	<b>TEST CONDITIONS</b>		<b>VALUES</b>	<b>UNITS</b>
Maximum peak reverse and off-state leakage current	$I_{RRM}/I_{DRM}$	$T_J = 125^\circ C$		40	mA
RMS isolation Voltage	$V_{ISO}$	50 Hz, circuit to base, all terminals shorted, 25°C, 1s		3500	V
Critical rate of rise of off-state voltage	$dV/dt$	$T_J = T_J$ maximum, linear to $V_D = 80\% V_{DRM}$		1000	V/μs

TRIGGERING						
PARAMETER	SYMBOL	TEST CONDITIONS		VALUES	UNITS	
Maximum peak gate power	P <sub>GM</sub>	$t_p \leq 5 \text{ ms}$ , T <sub>J</sub> = T <sub>J</sub> maximum		10	W	
Maximum average gate power	P <sub>G(AV)</sub>	$f = 50 \text{ Hz}$ , T <sub>J</sub> = T <sub>J</sub> maximum		3		
Maximum peak gate current	I <sub>GM</sub>	$t_p \leq 5 \text{ ms}$ , T <sub>J</sub> = T <sub>J</sub> maximum		3	A	
Maximum peak positive gate voltage	+V <sub>GM</sub>			20		
Maximum peak negative gate voltage	- V <sub>GM</sub>			5.0	V	
Maximum required DC gate voltage to trigger	V <sub>GT</sub>	T <sub>J</sub> = 25 °C	Anode supply = 12 V, resistive load; R <sub>a</sub> = 1Ω	2	mA	
Maximum required DC gate current to trigger	I <sub>GT</sub>			200		
Maximum gate voltage that will not trigger	V <sub>GD</sub>	T <sub>J</sub> = T <sub>J</sub> maximum, 67% V <sub>DRM</sub> applied		0.25	V	
Maximum gate current that will not trigger	I <sub>GD</sub>			10	mA	
Maximum rate of rise of turned-on current	dI/dt	T <sub>J</sub> = T <sub>J</sub> maximum, I <sub>TM</sub> = 400A rated V <sub>DRM</sub> applied		1000	A/μs	

THERMAL AND MECHANICAL SPECIFICATIONS					
PARAMETER	SYMBOL	TEST CONDITIONS		VALUES	UNITS
junction operating and storage temperature range	T <sub>J</sub> , T <sub>stg</sub>			- 40 to 125	°C
Maximum thermal resistance, junction to case per junction	R <sub>thJC</sub>	DC operation		0.065	°C/W
Typical thermal resistance, case to heatsink per module	R <sub>thCS</sub>	Mounting surface, smooth , flat and greased		0.01	
Mounting torque ± 10 %	SMAP to heatsink , M6 busbar to SMAP , M10	A mounting compound is recommended and the torque should be rechecked after a period of about 3 hours to allow for the spread of the compound.		6 to 8 12 to 15	N.m
Approximate weight				1800 63.5	
Case style				Vishay SUPER MAGN-A-PAK	

**ORDERING INFORMATION TABLE**


- [1] - Module type: NKT for (Thyristor + Thyristor) module  
NKH for (Thyristor + Diode) module
- [2] - Current rating: I<sub>T(AV)</sub>
- [3] - Voltage code x 100 = V<sub>RRM</sub>
- [4] - "1" for Vishay super MAP outline

**Nell High Power Products**
**Fig.1** On-state current vs. voltage characteristics

**Fig.3** Power consumption vs. average current

**Fig.5** On-state surge current vs cycles

**Fig.2** Transient thermal impedance(junction-case)

**Fig.4** Case temperature vs. on-state average current

**Fig.6**  $I^2t$  characteristics
